



POMME One Bottom Datasheet

TF-WBG-OBDS software datasheet

Keysight




Datasheet

Electrical Characteristics (At T _c = 25°C Unless Otherwise Stated)							
Parameter	Symbol	Conditions	Values			Unit	Note
			Min.	Typ.	Max.		
Drain-Source Breakdown Voltage	V _{DSS}	V _{GS} = 0 V, I _b = 100 μA	3300			V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 3300 V, V _{GS} = 0 V	10			μA	
Gate Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 25 V			100	nA	
		V _{DS} = 0 V, V _{GS} = -10 V			-100		
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _b = 10.0 mA	2.0	3.50		V	Fig. 9
		V _{GS} = 10 V, I _b = 40 A		2.40			
Transconductance	g _m	V _{DS} = 10 V, I _b = 40 A		15.3		S	Fig. 4
		V _{DS} = 10 V, I _b = 40 A, T _j = 150°C		16.3			
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 20 V, I _b = 40 A	50			mΩ	Fig. 5-8
		V _{GS} = 20 V, I _b = 40 A, T _j = 150°C	91				
Input Capacitance	C _{iss}		7302				
Output Capacitance	C _{oss}		131			pF	Fig. 11
Reverse Transfer Capacitance	C _{rss}		12.3				
Capacitor Stored Energy	E _{oss}	V _{DS} = 1000 V, V _{GS} = 0 V	85			μJ	Fig. 12
Capacitor Stored Charge	Q _{oss}	f = 1 MHz, V _{AC} = 25mV	255			nC	
Effective Output Capacitance (Energy Related)	C _{eff}		170				
Effective Output Capacitance (Time Related)	C _{eff(t)}		255			pF	Note 2
Gate-Source Charge	Q _{gs}	V _{DS} = 1000 V, V _{GS} = -5/+20 V	120			nC	Fig. 10
Gate-Drain Charge	Q _{gd}	I _b = 40 A	100				
Total Gate Charge	Q _g	Per IEC607478-4	340				
Internal Gate Resistance	R _{g(int)}	f = 1 MHz, V _{AC} = 25 mV	1.2			Ω	
Turn-On Switching Energy (Body Diode)	E _{on}	T _j = 25°C, V _{GS} = -5/+20V, R _{g(int)} = 3 Ω, L = 60.0 μH, I _b = 50 A, V _{DS} = 1700 V	1222			μJ	Fig. 22,26
Turn-Off Switching Energy (Body Diode)	E _{off}		533				
Turn-On Delay Time	t _{d(on)}	V _{DS} = 1700 V, V _{GS} = -5/+20V	74			ns	Fig. 24
Rise Time	t _r	R _{g(int)} = 3 Ω, L = 60.0 μH, I _b = 50 A	36				
Turn-Off Delay Time	t _{d(off)}	Timing relative to V _{DS} , inductive load	32				
Fall Time	t _f		18				

Note 1: Pulse Width t_p Limited by T_{j(max)}


Note 2: C_{eff}, a lumped capacitance that gives same stored energy as C_{oss} while V_{DS} is rising from 0 to 1000V.
C_{eff(t)}, a lumped capacitance that gives same charging times as C_{oss} while V_{DS} is rising from 0 to 1000V.



1. Application

- Ducking to static Keysight B1505A and B1506A.
- Ducking to dynamic Keysight PD1500A and PD1550A.
- Ducking to ipTEST DC/AC testing station.
- Easy transfer from DC/AC characterization equipment raw data to datasheet.

2. Software figure



3. Available Test Item

	Power Device		Package	DC characterization	CV characterization	AC characterization	Ruggedness	Temp
Engineering support (Characterization)	Silicon	Diode	Discrete, Module ¹⁾	VR,IR,VF	C, Total capacitance	Cj,Reverse recovery	UIS, Diode dv/dt	-55c ~ 200°C
		MOSFET		BV,Ids,Rds(on),Igs,Vth,Vsd	Cgd, Cgs, Cds, Ciss, Coss, Crss	Swiching time, Reverse recovery of body diode, Qg	UIS, MOSFET&Diode dv/dt	
		IGBT		BV,Ice,Vce(sat),Ige,Vth,VF	Cies, Coes, Cres, Cgc, Cge, Cce	Switching loss, Swiching time, Reverse recovery of co-pack diode, Qg	SCWT, Latch testing	
	Silicon carbide	Diode		VR,IR,VF	C, Total capacitance	Cj,Qc,Ec	UIS, Diode dv/dt	
		MOSFET		BV,Ids,Rds(on),Igs,Vth,Vsd	Cgd, Cgs, Cds, Ciss, Coss, Crss	Swiching time, Reverse recovery of body diode	UIS, MOSFET&Diode dv/dt, SCWT	
	Gallium Nitride	HEMT		BV,Ids,Rds(on),Igs,Vth	Cgd, Cgs, Cds, Ciss, Coss, Crss	Swiching time, Swiching loss, Qg	Dynamic Ron	

1) Depending on the module circuit, need to use each fixtures for testing (Pomme can handle it however, should discuss it in advance)

2) Each equipment should consider how to configure handler, especially ac characteristic should be careful to design handler as minimize parasitic components